Skip to content
cs-conference-ranking.org

A 7 bit 800MS/S SAR ADC with background offset calibration.

Chao Wu, Jie Yuan

VenueCISCAS
Year2016
ProceedingsISCAS
DBLP recordconf/iscas/WuY16 ↗

Browse the full ISCAS paper archive.