A 14-bit 6GS/s DAC Achieving >65dBc SFDR with Bilateral Output Impedance Compensation in 22nm CMOS.

Xipeng Xing, Qiji Huang, Tinghua Chen, Haigang Feng, Zhongfeng Wang

Browse the full ISCAS paper archive.