A high-speed variable phase accumulator for an ADPLL architecture.

Liangge Xu, Saska Lindfors

Browse the full ISCAS paper archive.