A Low-Spur Current-Biasing-Free Fractional-N Hybrid PLL for Low-Voltage Clock Generation.

Xinyu Xu, Woogeun Rhee, Zhihua Wang

Browse the full ISCAS paper archive.