Skip to content

An Integration and Time-Sampling based Readout Circuit with Current Compensation for Parallel MAC operations in RRAM Arrays.

Weiping Yang, Shilin Zhou, Hui Xu, Qimin Zhou, Jingyu Li, Qingjiang Li, Yinan Wang, Changlin Chen

VenueCISCAS
Year2024
ProceedingsISCAS

Browse the full ISCAS paper archive.