A 1.08-Gb/s Burst-mode Clock and Data Recovery Circuit using the Jitter Reduction Technique.

Kae-Dyi You, Herming Chiueh

Browse the full ISCAS paper archive.