A 3.3 V 14-bit 10 MSPS calibration-free CMOS pipelined A/D converter.

Seung-Bin You, Ku-Whan Lee, Hee-Cheol Choi, Ho-Jin Park, Jae-Whui Kim, Philip Chung

Browse the full ISCAS paper archive.