A half rate CDR with DCD cleaning up and quadrature clock calibration for 20Gbps 60GHz communication in 65nm CMOS.

Xiaobao Yu, Baoyong Chi, Meng Wei, Albert Wang, Tianling Ren, Zhihua Wang

Browse the full ISCAS paper archive.