A VLSI architecture for a high-speed computation of the 1D discrete wavelet transform.

Chengjun Zhang, Chunyan Wang, M. Omair Ahmad

Browse the full ISCAS paper archive.