A High-Precision CORDIC Architecture with Reduced-Convergence Preprocessing and Dynamic Logarithmic Bit-Width Scaling.

Zhentao Zheng, Wei Zhang, Jiaqi Ouyang, Qifan Wang, Lei Chen, Fengwei An

Browse the full ISCAS paper archive.