A 7-transistor-per-cell, high-density analog storage array with 500V update accuracy and greater than 60dB linearity.

Liang Zhou, Shantanu Chakrabartty

Browse the full ISCAS paper archive.