Skip to content

A Hardware-Efficient Dual-Standard VLSI Architecture for MC Interpolation in AVS and H.264.

Dajiang Zhou, Peilin Liu

VenueCISCAS
Year2007
ProceedingsISCAS

Browse the full ISCAS paper archive.