Skip to content

Preprocessing technique for accelerating reconfiguration of degradable VLSI arrays.

Yuanbo Zhu, Jigang Wu, Siew Kei Lam, Thambipillai Srikanthan

VenueCISCAS
Year2013
ProceedingsISCAS

Browse the full ISCAS paper archive.