Horizontal-Parallel ADC-less Sparsity-Clock-Aware RRAM CIM Macro for edge AI devices.

Teng Zou, Shengchao Zhou, Hongrui Meng, Yufeng Xie

Browse the full ISCAS paper archive.