A scalable architecture for low-latency market-data processing on FPGA.

Qiu Tang, Majing Su, Lei Jiang, Jiajia Yang, Xu Bai

Browse the full ISCC paper archive.