A noise tolerant cache design to reduce gate and sub-threshold leakage in the nanometer regime.

Amit Agarwal, Kaushik Roy

Browse the full ISLPED paper archive.