Transistor sizing for minimizing power consumption of CMOS circuits under delay constraint.

Manjit Borah, Robert Michael Owens, Mary Jane Irwin

Browse the full ISLPED paper archive.