Skip to content

Challenges in low-power analog circuit design for sub-28nm CMOS technologies.

Amr Fahim

VenueAISLPED
Year2014
ProceedingsISLPED

Browse the full ISLPED paper archive.