Circuit-level techniques to control gate leakage for sub-100nm CMOS.

Fatih Hamzaoglu, Mircea R. Stan

Browse the full ISLPED paper archive.