Static low power verification at transistor level for SoC design.

Jrme Lescot, Vincent Bligny, Dina Medhat, Didier Chollat-Namy, Ziyang Lu, Sophie Billy, Mark Hofmann

Browse the full ISLPED paper archive.