A low power unified cache architecture providing power and performance flexibility (poster session).

Afzal Malik, Bill Moyer, Dan Cermak

Browse the full ISLPED paper archive.