A dynamic-SDRAM-mode-control scheme for low-power systems with a 32-bit RISC CPU.

Seiji Miura, Kazushige Ayukawa, Takao Watanabe

Browse the full ISLPED paper archive.