A low-power clock and data recovery circuit for 2.5 Gb/s SDH receivers.

Andrea Pallotta, Francesco Centurelli, Alessandro Trifiletti

Browse the full ISLPED paper archive.