Modeling and implementation of a fully-digital integrated per-core voltage regulation system in a 28nm high performance 64-bit processor.

Ravinder Rachala, Miguel Rodriguez, Stephen Kosonocky, Milos Trajkovic

Browse the full ISLPED paper archive.