An energy efficient cache design using spin torque transfer (STT) RAM.

Mitchelle Rasquinha, Dhruv Choudhary, Subho Chatterjee, Saibal Mukhopadhyay, Sudhakar Yalamanchili

Browse the full ISLPED paper archive.