A methodology for analysis and verification of power gated circuits with correlated results.

Aveek Sarkar, Shen Lin, Kai Wang

Browse the full ISLPED paper archive.