Efficient scan-based BIST scheme for low power testing of VLSI chips.

Malav Shah

Browse the full ISLPED paper archive.