Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
ISLPED
/
Paper
Low power synthesis of dual threshold voltage CMOS VLSI circuits.
Vijay Sundararajan
,
Keshab K. Parhi
Venue
A
ISLPED
Year
1999
Proceedings
ISLPED
DBLP record
conf/islped/SundararajanP99 ↗
Browse the full
ISLPED paper archive
.