Skip to content

A Memory Saving Mechanism Based on Data Transferring for Pipeline Parallelism.

Wei Jiang, Rui Xu, Sheng Ma, Qiong Wang, Xiang Hou, Hongyi Lu

VenueCISPA
Year2021
ProceedingsISPA/BDCloud/SocialCom/SustainCom

Browse the full ISPA paper archive.