Optimizing Batched Small Matrix Multiplication on Multi-core DSP Architecture.

Xiaohan Zuo, Chunhua Xiao, Qinglin Wang, Chen Shi

Browse the full ISPA paper archive.