Automatic testcase synthesis and performance model validation for high performance PowerPC processors.

Robert H. Bell Jr., Rajiv R. Bhatia, Lizy K. John, Jeff Stuecheli, John Griswell, Paul Tu, Louis Capps, Anton Blanchard, Ravel Thai

Browse the full ISPASS paper archive.