Performance evaluation of a DySER FPGA prototype system spanning the compiler, microarchitecture, and hardware implementation.

Chen-Han Ho, Venkatraman Govindaraju, Tony Nowatzki, Ranjini Nagaraju, Zachary Marzec, Preeti Agarwal, Chris Frericks, Ryan Cofell, Karthikeyan Sankaralingam

Browse the full ISPASS paper archive.