Sharing the instruction cache among lean cores on an asymmetric CMP for HPC applications.

Ugljesa Milic, Alejandro Rico, Paul M. Carpenter, Alex Ramrez

Browse the full ISPASS paper archive.