Skip to content

Fault Injection into Verilog Models for Dependability Evaluation of Digital Systems.

Hamid R. Zarandi, Seyed Ghassem Miremadi, Ali Reza Ejlali

VenueCISPDC
Year2003
ProceedingsISPDC

Browse the full ISPDC paper archive.