Faster real feasibility via circuit discriminants.

Frdric Bihan, J. Maurice Rojas, Casey E. Stella

Browse the full ISSAC paper archive.