Skip to content

A class of systematic t/B-error correcting codes for semiconductor memory systems.

Ganesan Umanesan, Eiji Fujiwara

VenueBITW
Year2001
ProceedingsITW

Browse the full ITW paper archive.