Design and Implementation of High Speed Arithmetic Coder Architecture of JPEG2000 on Reconfigurable FPGA.

M. F. Ebian, E. Elsehley, A. E. Elhenawy

Browse the full IWCIA paper archive.