Skip to content

Software Logical Structure Verification Method by Modeling Implemented Specification.

Keiji Uetsuki, Tohru Matsuodani, Kazuhiko Tsuda

VenueBKES
Year2011
ProceedingsKES (3)

Browse the full KES paper archive.