Experimental analysis of cache memories for interconnect controllers.

Tsang-Ling Sheu, Yuan-Bao Shieh

Browse the full LCN paper archive.