Deriving Pipeline Models for Timing Analysis from High-Level HDL Processor Designs.

Samira Ait Bensaid, Mihail Asavoae, Farhat Thabet, Mathieu Jan

Browse the full MEMOCODE paper archive.