Designing Coalescing Network-on-Chip for Efficient Memory Accesses of GPGPUs.

Chien-Ting Chen, Yoshi Shih-Chieh Huang, Yuan-Ying Chang, Chiao-Yun Tu, Chung-Ta King, Tai-Yuan Wang, Janche Sang, Ming-Hua Li

Browse the full NPC paper archive.