Skip to content

Architecture Design of High Efficient and Non-memory AES Crypto Core for WPAN.

Rong-Jian Chen, Yu-Cheng Peng, Jui-Lin Lai, Shi-Jinn Horng

VenueBNSS
Year2009
ProceedingsNSS

Browse the full NSS paper archive.