Skip to content

Hierarchical Dependency Graphs: Abstraction and Methodology for Mapping Systolic Array Designs to Multicore Processors.

Sudhir Vinjamuri, Viktor K. Prasanna

VenueBPACT
Year2009
ProceedingsPaCT

Browse the full PACT paper archive.