Skip to content

Evaluating the use of pre-simulation in VLSI circuit partitioning.

Roger D. Chamberlain, Cheryl D. Henderson

VenueBPADS
Year1994
ProceedingsPADS

Browse the full PADS paper archive.