A Simulator For Reconfigurable Massively Parallel Architectures.

Pierpaolo Baglietto, Massimo Maresca, Mauro Migliardi

Browse the full PDP paper archive.