System Level Formal Verification via Distributed Multi-core Hardware in the Loop Simulation.

Toni Mancini, Federico Mari, Annalisa Massini, Igor Melatti, Enrico Tronci

Browse the full PDP paper archive.