The impact of cache organisation on the instruction issue rate of a superscalar processor.

Lucian N. Vintan, Cristian Armat, Gordon B. Steven

Browse the full PDP paper archive.