Stage-by-Stage Power Gating Circuit for Ultra-Low-Power Self-Timed Pipeline.

Shuji Sannomiya, Kei Miyagi, Makoto Iwata, Hiroaki Nishikawa

Browse the full PDPTA paper archive.