Skip to content

FPGA design of a truncated SVD based receiver for the detection of SEFDM signals.

Ryan C. Grammenos, Safa Isam, Izzat Darwazeh

VenueBPIMRC
Year2011
ProceedingsPIMRC

Browse the full PIMRC paper archive.