Brief announcement: how to speed-up fault-tolerant clock generation in VLSI systems-on-chip via pipelining.

Andreas Dielacher, Matthias Fgger, Ulrich Schmid

Browse the full PODC paper archive.